Abstract-The performance of three level inverters depends on the PWM technique. The three level space vector PWM (SVPWM) has improved performance in terms of the THD and the D.C. bus mid point voltage balance compared to three level sine triangle PWM (SPWM). The objective of this paper is to study the importance of the space vectors, the influence of their placement in the switching sequence on the performance of the PWM techniques and address the basic issue of why the SVPWM has superior performance over SPWM technique. Such a basic understanding will help in designing optimal PWM with desired performance. The study has shown that the superior performance of SVPWM is because ofthe placement of the small space vectors as the beginning and ending vectors in each sequence, with equal dwell times. The simulation results are presented to validate the theoretical observations. The SVPWM is implemented on a general purpose DSP based digital controller and applied to constant v/f drive.
inverter presence of even harmonics will not only affect the THD hut also affects the performance of the drive [13] . Even though several PWM schemes are developed to address some of the specific problems like improving the THD [2-91, reducing the D.C. bus imbalance [10] [11] [12] [13] [14] , minimizing the common mode voltage [15] [16] [17] , there is still need to develop an optimal PWM algorithm that can result in desired overall performance. The objective of this paper is to study the switching space vectors of the SVPWM and SPWM techniques and establish a basic relation between the switching vectors and the performance of the PWM techniques. Such a basic understanding will help in designing the optimal PWM algorithms with desired performance.
Based on the above study it is shown that it is the proper choice of small space vectors and their placement at the beginning and end of the switching sequences with equal dwell time, which results in low voltage ripple and hence low THD. SVPWM techniques employ this type of sequence; hence their performance is superior compared to other PWM techniques in terms of THD. It is also illustrated that such an arrangement will result in reduced D.C. bus mid point voltage imbalance and reduced common mode voltage variation. Thus the SVPWM sequence has superior overall performance compared to other PWM techniques in the linear range of the modulation. Another contribution of this paper is that the region in which the given small vector has improved performance is established; thereby removing the ambiguity in the choice of small vectors.
The principles of SVPWM and SPWM are reviewed in section 11. In section 111, the influence of the placement of space vectors on voltage ripple and flux ripple is established, The mean square value of the flux ripple of SVPWM is computed and plotted for the entire linear range of the modulation. The SVPWM and SPWM algorithms are simulated and the WTHD of the line voltages are presented. The SVPWM algorithm is applied to an experimental three level diode clamp VSI based constant v/f drive. The experimental results are given in section IV.
REVIEW OF THREE LEVEL PWM TECHNIQUES

A. SVPWM for Three level Inverters:
In space vector approach to PWM the reference vector Vr is sampled at regular intervals T, . The sampled reference vector is approximated by time averaging the nearest three vectors , Vy and E according to (1)
where, Tx,Ty and T, are the intervals of E , V y and E respectively and T, = T ' + Tv + T,.
In (I), for m>0.433, where m is the modulation index, defined as the ration between the magnitude of r,. to the V, ; Unlike two level inverters, the Fz vector will change from sector to sector. So there will be one additional switching during sector change over. These SVPWM sequences will guaranty that only one switch will switch during state transition.
B. SPWMfor Three level Inverters:
There 
SIGNIFICANCE OF PLACEMENT OF SMALL VECTORS ON THE PERFORMANCE OF PWM TECHNIQUES
A. Effecf of Placement of Small Vector on THD
The difference between the inverter output voltage in the j I h state of the switching sequence (Vi) and the reference voltage ( Fr) will result in voltage ripple as defined in (4).
The voltage ripple causes the flux ripple in the machine, which is responsible for the current ripple and harmonics.
The magnitude of the flux ripple A y , can be easily computed by resolving the voltage ripple in to alpha and beta components as in (5).
The mean square value of the flux ripple over a sector, defined in (6) can be taken as a measure of THD to study the (Fig. 5a and 6a) Case (b) SPWM: The dwell tinieT,is unequally divided between Fz and Fq, such that r, zrZy (Fig. 5b and 6b) .
Case (c) Clamping or discontinuous PWM sequences: No division of the dwell timeT,. The small vector is placed either at the beginning or at the end ( Fig. 5c and 6c) .
The flux ripple and the mean square value of the flux ripple are low for case (a) and are high for case (c) . Their values are in between for case (b). From the above analysis following observations can be drawn. given switching frequency, the sampling frequency of clamping sequences will he 1.5 times higher than that of conventional PWM schemes. This is the reason why in over modulation region, for a given switching frequency (fsw), the THD of clamping sequences will be comparable or better, compared to that of' conventional PWM algorithms. In the case of SVPWM, the mean value of the square of the flux is computed from the simulation results for the linear range of m. For fsw-Z.SKHz, the variation of mean square value of the flux ripple in the linear range of m is plotted in fig.7 . As expected the mean square value of the flux ripple is low at and around m=0.5 and rises as one moves away from m=0.5 in both the directions. This is in agreement with the theoretical observations given above. The SVPWM and SPWM algorithms are simulated using MATLAB-SIMULINK toolbox. The WTHD of the line voltage is computed from the simulation results. WTHD is proportional to the THD of the motor no load current and can be taken as a measure of performance [XI. The variation of WTHD in the linear range of m is shown in Fig. 8 . From fig.7 and X, It can be seen that WTHD varies similar to the mean square value of flux ripple and is low at and around m=O.S and increases as m is either increased or decreased. So the mean square value of flux can also be taken as the index of the THD, similar to WTHD. Comparative results of WTHD of SPWM and S\'PWM are shown in fig.9 , and the SVPWM has improved WTHD compared to that of SPWM.
B. Effect ofplacement ofSmal1 Vector on D.C. Bus Mid Point Voltage
In three level diode clamp inverters, the D.C. bus capacitors carry the load current. The unequal loading of the upper and lower capacitors causes the mid point voltage to fluctuate. The D.C. bus mid point voltage variation (AV,,,) can be estimated from the D.C. mid point bus current ( im ) using (7).
I Ts AVm=? j i , ( f ) d f
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The small vectors can he used to'reduce AV,,, and this property is extensively used to design SVPWM techniques to minimize the D.C. bus imbalance [lo -141. The ;,,, due to the two small vectors will be equal and opposite that is imu(f)=-imrY(t) as given in table I. In the case of SVPWM switching sequences, the dwell time of Fz and Vq states will be equal. The AV,,, due to these states is perfectly cancelled in each sampling interval, so they do not contribute for the D.C. bus capacitor voltage imbalance. In SPWM, the dwell time of vz and Fv will he different, so the AV, due to these states will be non-zero and there will be D.C. bus imbalance. in the case of clamping sequences, only one of the states of V, is used, so there will be large imbalance in D.C. The SVPWM and SPWM, both satisfy these conditions. But the clamping sequences will result in higher common mode voltages as the clamping sequences use these zero states [9] . The experimental waveform of V,, for SVPWM is given in fig IO. It should be noted that the change in common mode voltage is limited to (I/6)V& and peak is limited to (l/3)Vdc. The SVPWM is implemented experimentally on TMS320 F240 DSP based digital controller. From the sampled reference vector the sector and sub-sectors are decided according to the algorithm given in section 11. The dwell time Tx.Ty and Tz of nearest three vectors are calculated using (3) For a given sector and sub-sector the six PWM outputs of full compare unit of the event manager module (EVM) are programmed independently to generate the required PWM sequence. These six outputs are used to generate gate signals for the upper six devices of the inverter. These outputs are complemented extemally to generate gate signals for the lower six devices. The necessaly dead times are generated extemally. The SVPWM is applied to constant v/f drive consisting of 415V, 50Hz, 3 phase, 3KW, 8A, 1425 rpm, induction motor powered from three level IGBT based diode clamp inverter with D.C. bus voltage set to 570 volts. The typical experimental waveforms of phase voltage, line voltage and motor no lad current and their corresponding harmonic spectra at fundamental frequency Fs=SOHz, Vdc=57OV,fsw=2.5KHz, are given in fig.11 . The THD of the motor no load current gives a better measure of harmonic currents. As the load current increases, the fundamental component will increase as a result the current waveform will improve. The motor current under full load is shown in fig. 12. The THD of motor current under no load and full load conditions, computed from the experimental waveforms is 3.95 % and 1.46% respectively.
V. CONCLUSIONS
The switching sequences of SVPWM and SPWM are analyzed. It is shown that even though the switching sequences of both the techniques are same, it is the placement of small space vectors as the beginning and ending state in each sequence, with equal dwell time, makes SVPWM superior compared to SPWM in terms of THD, current ripple and D.C. bus voltage imbalance. The mean square value of the flux ripple for SVPWM is plotted over entire linear range of m and it shows that the flux ripple and hence the THD will be low for m=0.5 and will increase as m is increased or ~ 2770 reduced. Also it can be concluded that the placement of small vector has not much influence on THD at over modulation region. So in the over modulation region, for a given switching frequency, the clamping sequences will have better THD than the conventional PWM techniques.
